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dent  of  the choice of w provided we choose w great enough, 
say w 2 16. A change in S will basically move the curves only 
up  and  down;  it will not affect  the  positions  of  their minima. 
We notice again that increasing the  bit size will decrease the 
optimal choice of a. Comparing Figs. 6 and 10 we see that 
content addressable memories should have smaller branching 
ratios  than  random-access memories. For bl = 4, which s:ems 
a  reasonable  figure, the  optimal choice of a is 4. 
V. CONCLUSION 
We have presented a general method for analyzing the cost 
and  performance of recursively defined VLSI structures. 
Parameters of any such structure may be optimized with re- 
spect to time, area, or some combination of the two. While 
we have chosen the area-time product, it is clear that some 
other choice may be appropriate  for  any given application, 
The results of this study indicate that as more processing 
is available in  each  module  at level zero,  the  optimal value of 
a will decrease.  A system with a = 4 would seem to be  appro- 
priate  for memories in  which  substantial processing is comirlgled 
with  storage. 
Very general arguments were used to generate the basic re- 
cursive structure. For that reason it appears that a very large 
fraction of VLSI computing structures will be designed in 
this  way. We have discussed two  examples,  one  in whick. the 
basic elements were bits of storage, and one with worcs of 
storage at  the  lowest level. They gave rise to rather different 
recursive structures. The way in which their area and time 
measures were established should make it clear how to apply 
these techniques to other recursively defined  computing 
structures. 
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Delay-Time  Optimization for Driving and Sensing of 
Signals  on  High-Capacitance  Paths of 
VLSI Systems 
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Abstract-Transmission of signals on large capacitance paths in a 
VLSI system may result in substantial degradation of the overall sys- 
tem performance. In this paper minimization of the delay timer. as- 
sociated with driving and sensing signals from large capacitance paths 
by optimizing the fan-out factor of the driver stages, the gain of the 
input sensing stages, and the path voltage swing are examined. Ex- 
amples of driving signals on a high capacitance path with two driving 
schemes are: a push-pull depletion-load  driver  chain and a  fixed  dr: ver; 
and of sensing signals with two sensing schemes: a single-ended dcple- 
tion-load  inverter input stage and a  balanced regenerative strc'bed 
latch are presented. We conclude  that minimum delay  time is achiwed 
when the delay times of  the successive stages of the driver chain, the 
high capacitance path, and the input sensing stage are  comparable. 
A. M. Mohsen is with Intel Corporation, Santa Clara, CA, and the 
C. A. Mead is with the  Department of Computer Science, California 
California Institute of  Technology, Pasadena, CA 91  125. 
Institute of Technology, Pasadena, CA 91125. 
In general, transmission time of signals in a  system is minimized when 
the  delay  times of  the  different stages of the system  are  comparable. 
T 
I. INTRODUCTION 
HE OVERALL PERFORMANCE of VLSI systems may 
be seriously degraded if signals need to be transmitted 
from one part  to  other  parts in the system  across large capaci- 
tance paths [ l]  . This large fan-out situation often occurs in 
the case of control drivers that are required to drive a large 
number of inputs to memory cells or logic-function blocks 
across axhip, or in the case of sensing stored  information  from 
small cells of large memory arrays. A similar and even more 
serious problem is driving wires which go off the silicon chip 
to  other chips or  input  and  output devices. In  such cases, the 
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Fig. 1. Driver chain driving a high capacitance  load C,. 
ratio of the capacitance that must be driven to  the inherent 
capacitance of a  gate  circuit on  the  chip is often  many  orders 
of  magnitude, causing  a  serious  delay and  degradation  of sys- 
tem  performance. 
In  this  paper we examine, in general terms,  optimum  means 
of minimizing the delay time associated with  transmitting  in- 
formation on large capacitance paths. In Section 11, we ana- 
lyze the driving of capacitive loads in the minimum possible 
time. In Section 111, we examine the driving and sensing cir- 
cuits with minimum possible delay times. In Section IV, we 
consider the sensing of signals on large capacitance lines driven 
by fixed  sources. The general guidelines for designing the 
driver and sensing circuits  of signals on high capacitance  paths 
for  minimum delay time are summarized in  Section  IV. 
11. DRIVING LARGE CAPACITIVE LOADS 
Consider how we may drive a capacitive load C, in  the 
minimum possible time. Let us assume we are starting with 
a signal V i  at  the  input of an  elementary driver of  input capaci- 
tance CG.  The  elementary driver can be a simple static inver- 
ter  or a dynamic clocked driver. Define the ratio of the load 
capacitance to the input capacitance CL/C, as Y. It seems 
intuitively clear that  the  optimum way to drive a large capaci- 
tance is t o  use the elementary driver to drive a larger driver 
and  that larger driver to drive a still larger driver until  at some 
point the larger driver is able to drive the load capacitance 
directly, as shown in Fig. 1.  Let the delay time associated 
with  the  elementary driver driving a similar driver be T D ~ .  
Thus the delay associated with the elementary driver driving 
a larger driver by  a factor f is f r ~ ~ .  If N such stages are used, 
each larger than  the previous  by  a factor f, then  the  total delay 
of the driver chain Tch is  given by 
Tch = -NfTDF. (1) 
Also, the  capacitance  ratio Y is related to N and f by 
Y = f N ,  In Y = N l n f .  ( 2 )  
Substituting ( 2 )  into (1) 
Thus  the  total  delay is always proportional  to In Y as a  result 
of the exponential growth in successive stages of the driver. 
The multiplicative factor  flln (f) is plotted as a function  off 
in Fig. 2 normalized to  its  minimum value e. Total delay time 
is minimized when each stage is larger than the previous one 
by a factor of e ,  the base of natural logarithms. Minimum 
total delay Tch/min is given by 
(4) 
6'o r------n 
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Fig. 2. Relative time  penalty ( f /e  In f )  versus fan-out  factor f. 
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Fig. 3. Driver chain and output driver drives a high capacitance line 
C,. Input stage receives input signal Vi to generate output voltage 
V O .  
The minimum of the driver-chain  delay in Fig. 2 is rather 
broad with a relatively small delay-time penalty for fan-out 
factor f above e .  
111. DRIVING AND SENSING SIGNALS ON LARGE 
CAPACITANCE LINES 
Consider how we may minimize the time to transfer  a signal 
through a  high capacitance line by  optimizing the driver circuit 
at  one  end of the line and  the  input sensing circuit  at  the  other 
end of the line. It has been shown previously that a driver 
chain can be optimized to minimize the delay time required to 
drive the line capacitance CL. We will consider below the im- 
plications of optimizing the  input sensing circuit with  the 
driver circuit  by examining  the  effect of the gain of the  input 
stage and the line voltage swing on the total delay time of 
signal transmission on  the high  capacitance path. 
In Fig. 3 the driver is made of a driver chain as described  in 
Section 11, where the voltage swing is equal to  the  supply volt- 
age, and an output driver that drives the large capacitance line 
with a voltage swing equal to Vi. The input stage senses the 
signal at  the  other  end of the line and generates an output volt- 
age Vo equal to the supply voltage. The input stage can be 
a  single-ended  circuit or a differential regenerative or non- 
regenerative circuit.  The gain of the  input stage G is defined as 
The delay associated with  the  input stage sensing ri is a func- 
tion of the  input voltage swing Vi required to generate V,  at 
the  output, i.e., it is a function of the input-stage gain 
Input-Stage Delay = ri( Vi). (6 )  
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Fig. 4. Delay t h e  of driver stages TCh, output driver TL, and input 
stage ri versus input-stage gain  and input  voltage  swing. 
For smaller V i ,  the input stage sensing delay 7i is large] as 
shown in Fig. 4. The  functional relationship  can  be written as 
ri( Vi )  = 70f( Vi) (7) 
where ro is the characteristic transit time of the technology 
(transit time across the channel in the MOS technology or 
across the base in  the bipolar technology). 
The time required for the output driver to charge and lis- 
charge the large capacitance line by a voltage Vi is given by 
where 
R, = - and To = CLR,. VO 
IO 
G 10) 
Io represents the  current driving capability  of  the  output clri- 
ver and  is given [ 1 ] by 
where CD is the input capacitance of the output driver. The 
minimum possible driver-chain delay, as shown in Section 11, 
is  given by 
If the input-stage circuit configuration is such that the input 
voltage Vi is sampled and it is then clocked to amplify Vi to 
V,, the total delay time 7 D  is approximately equal t o  ':he 
driver-chain delay rch plus the delay associated with driving 
the large capacitance line 7L plus the  input stage sensing 
delay ri 
r D  = r& f 7 L  f Ti. (1 3) 
As shown in Appendix  A,  the above sum previously given still 
represents approximately 7 D  for  other  input  circuit configura- 
tions if rL 2 7 i .  Substituting  in (1 3), we get 
An optimum value of CD results by  putting  the  partial deriva- 
tive (a i -D/acD)  = 0, and is  given by 
Substituting in (13), 
The first term in (16) represents the delay  in the driver chain 
7ch and  the  output driver 7L and is less than  the delay 7ch in 
(4), as the signal swing on  the  output lines is reduced by  the 
gain Vo/Vi. Thus, the optimum output driver delay is equal 
to the delay per stage of the driver chain. The delay times 
are plotted in Fig. 4 versus Vi.-  By equating  the  partial deriva- 
tive (aTD/aVi) = 0, we get the optimum swing Vilmin of the 
line for  minimum delay time rD 
which  defines Vilrnin and by substituting in (16) results in  the 
minimum possible delay rDlmin for transferring a signal on 
such a high capacitance  path. 
The input-stage  delay 71 in (6) can be written as  a monotonic 
function  of  the gain G defined in (5) 
The  total delay time in (1 7) can also be written as a function 
of the gain G 
The  dependence of ri, (7ch f rL)  and TD on  the gain G is illus- 
trated  in Fig. 4. 
If  the input-stage circuit  configuration is such  that 
7 i = 7 o a G n ,  y1 2 1 (20) 
then (19) reduces to 
Since the  frequency  bandwidth (BW) of  the  input sensing stage 
is proportional to l / ~ ~ ,  (20) can be rewritten as 
Thus  the input-stage sensing delay r i  dependence  on  the gain G 
is a reformulation  of  the gain-bandwidth product  of  the  input 
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Fig. 5. Depletion-load-inverter input stage. 
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Fig. 6. Input-output voltage characteristics of a depletion-load-inverter 
input stage for different aspect ratios of the pull-down to pull-up 
transistors. 
stage, which is limited  by  the  characteristic  transit  time  of  the 
technology ro . The  minimum delay time  occurs  at 
where rilmin is independent of the  ratio of load capacitance to  
gate capacitance (CL/CG). The  minimum possible delay 
rDlmin for  transferring  the signal through  the high  capacitance 
path is  given by 
We consider below  two numerical  examples of a single-ended 
depletion-load-inverter  input stage and a differential regenera- 
tive strobed-latched  input stage. 
A. Depletion-Load-Inverter  Input Stage 
For the depletion-load MOS inverter input stage in Fig. 5, 
the  input-output  characteristics  for  different aspect  ratios 
are shown in Fig. 6 .  The gain of the stage is given [ 2 ]  by 
where r is the aspect ratios of the  load  and pull-down transi- 
tors  and K is a constant given by 
where a is the  body  factor = d m / C o x ) ; ,  VBB is the sub- 
state bias; VQ is the quiescent output voltage z (Vcc/2); and 
f is a constant.  The  input-stage delay is dominated  by  the rise 
time of the stage and is  given [ l ]  by 
ri = 4(O +p)ro(r  t 1) 5 4(0  t p)ror (26) 
where 
0 inverter output fan-out; 
p parasitic to intrinsic gate capacitance; 
ro transit time across gate of pull-down transistor, and is 
given by 
r 
where 
L gate length of the pull-down tramsistor; 
vd carrier drift velocity under  the  gate; 
Meff effective  arrier mobility; 
(VG - vth) voltage drop across  inversion  layer  in saturation. 
Thus  the relationship  in (6) reduces to 
where E is a  dimensionless constant  equal  to [4(0 t p) /K ' ]  . 
Assuming the voltage swing on  the high capacitance path is 
between Vth and Vi, the delay times for thle depletion-load- 
inverter input stage reduce  to 
In Fig. 7 ri, (Tch + rL) and rD are plotted for a depletion- 
load-inverter input stage with the following parameters: L = 
4 pm; peff 500 cm'/V * s; (vG - Vth) 2 4 V; T O  = 1/20 ns; 
0 t p = 5 ;  k = 3 ;  and E = 2.2. The driver chain  consists of de- 
pletion-load push-pull buffers  with  the following parameters: 
P =  5, ro = 1/20 ns; r = 4; r~~ = 20; T O  = 1 ns; CG = 0.1 pF; 
CL = 50 pF; c L / c G  = 500. TD has a minimum  at 
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Fig. 7. Delay time versus line voltage swing Vi and input-stage gain G 
for a depletion-load push-pull driver chain driving 50-pF  load and a 
depletion-load-inverter input stage. 
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Fig. 8. Regenerative balanced strobed-latch input stage. 
In Fig. 7 the delay of the driver chain is the  dominant c c m  
ponent of the total delay time for input voltage swing VI > 
0.8 V and input-stage gain G < 8. The total delay time in- 
creases logarithmically with the line voltage swing for line 
voltage swings above the optimum value. The increase in rD 
by increasing the voltage swing on the high capacitance line 
from 1.4 to 5 V is only 15 percent. Therefore, in such cases 
full  supply-voltage swing on  the high capacitance line  provides 
better immunity against interfering signals with a relatiwly 
small delay-time penalty. However, increasing the input-st;tge 
INPUT STAGE GAIN 
50 io 5 
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Fig. 9. Delay time versus line voltage swing Vi and input-stage gain G 
for a depletion-load push-pull driver chain driving 5 0 p F  load and a 
regenerative balanced strobed-latch input stage. 
gain by a factor of 3 from the optimum value increases the 
total delay time 7-D by about 50 percent. Irrespective of the 
line-to-gate  capacitance cL/cG, the minimum transmission 
delay time rD on the large capacitance line is achieved with a 
driver-chain fan-out f equal  to e and  an  input stage of sensing 
delay ri, half the delay  per stage of the driver chain (erDr). 
B. Strobed-Latch Input Stage 
For  the  strobed-latch  input stage in Fig. 8 the  latching delay 
time ri is inversely proportional to Vi with  an  optimum  latch- 
ing waveform and no off-side conduction [3] (as shown in 
Appendix B). The delay  times  associated with transmission on 
the high  capacitance path  with  such an input stage are given by 
The delay  times are plotted in Fig. 9 for a strobed  input  latch 
with  the following  parameters: 
C s = O . l  pF C,= 0.03 pF - =  - - W 15 Wel 12 
L 5 LeI 3.8 
= -  
f = 0.77 t o x  = 700 A p = 12.6 X A/V2 
ro = 0.05 ns VI = 50 V Vth = 0.7 V V, = 46 V 
Vo = 5 V T D ~  = 1 ns CL = 50 pF  CG = 0.1 pF. 
The  total delay time  has a minimum  at 
(33) 
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where the delay times are given by 
Similarly,  in this case the increase in  the  total delay time rD 
for a voltage swing on the high capacitance path larger than 
the optimum value is rather small. Also, minimum transmis- 
sion  delay rD across the high capacitance  path is achieved with 
a sensing delay 7i of the  input stage comparable to  the delay 
per stage of  the driver chain e 7 ~ ~ .  
IV. SENSING SIGNALS ON LARGE CAPACITANCE LINES 
In many cases, the driver circuit at one end of the line is 
limited by constraints that limit the driver optimization pre- 
viously discussed. Such cases are often  encountered  in sensing 
signals from small cells of large memory arrays. We consider 
below how we may minimize the total delay time of signal 
transmission on a high capacitance path with a fixed drive 
source: at one end by optimizing the gain of the input stage 
and  the  line voltage swing. 
In Fig. 10, the output driver is represented by a fixed CUT- 
rent source Io which drives the large capacitance  line CL with 
a voltage swing equal to Vi. The  input stage senses the input 
signal at  the  other  end of the line and generates an  output volt- 
age Vo equal to the supply voltage. The total transmission 
delay time 7 D  in this case is equal to  the  sum of the sensing 
delay time 7i of the  input stage and  the line delay time rL as- 
sociated  with  the charging and discharging of the line capaci- 
tance CL. Using (7) and (9), the delay time 7 D  is given by 
r D = 7 0 f ( v i ) +  To -. Vi 
V O  
(3  5) 
If the  input-stage delay 7i is  given by (20), the  minimum  de- 
lay time  occurs  at 
' I '  L-- -J 
Fig. 10. Fixed driver drives a  high  capacitance  load CL. Input stage re- 
ceives  input signal Vi to generate  output voltage Vo. 
INPUT STAGE GAIN 
7 - 1 
0 0.6V I 2 3 
INPUT VOLTAGE SWING [ Y - V T h ]  (volts) 
Fig. 11. Delay  times versus line voltage swing Vi and input-stage gain G 
for a f i e d  driver driving a large capacitance load with a drive-time 
constant TO = 125 ns, and a depletion-load-inverter input stage. 
The minimum delay time T ~ l ~ i ~  for transferring the signal 
across the high capacity  path is  given by 
We consider  below two numerical  examples for a single- 
ended depletion-load-inverter input stage and a  differential 
regenerative strobed-latch  input stage. 
A. Depletion-Load-Inverter-Input Stage 
input delay time is  given by 
For the depletion-load-inverter input stage in Fig. 6 ,  the 
(37) 
Assuming the voltage swing on the high capacitance line CL 
is between Vi and vth,  the  total delay  time y D  reduces to 
In Fig. 1 1, 7i, 71;, and 7D are plotted  for  the following  param- 
eters: 
~ = 4 p m   p , ~ = 5 0 0 c m 2 / V . s  (v0-  v , ) = ~ v  
70 = 1/20 ns E = 2.2 CL = 1 pF 1, = 40 pA 
To = 125 ns. 
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7 L, has a minimum  at 
where the values of ri, rL , T D ,  and G are given by 
(3 !3) 
In, Eyig. 1 1, a minimum  of T D  at 22 ns exists  at an input voltage 
svirig of 0.6 V, which is about a factor of 5 less than  the  deliy 
time! T D  with full supply voltage swing. The minimum dehy 
time is achieved with the input-stage delay time ri equal to 
half  the line delay time rL . 
B. ,Strobed-Latch  Input Stage 
Flor the  strobed-latch  input stage with an optimum  latching 
waveform and  no off-side conduction,  the  total delay time is 
given by 
(4.0) 
The delay  times  are plotted in Fig. 12 for a strobed  input  latch 
with  the following parameters: 
Cl, = 0.1 pF C, = 0.03 pF - = - - = - W 
15 We, 12 
L 5 Le, 3.8 
f = 0.77 tox = 700 A ro = 0.05 ns VI = 50 V 
V ~ = O . 7 V ,  Vz = 4 6 V  V o = 5  V CL = 1 pF 
I,, = 40 PA To = 125 ns. 
T D  has a minimum  at 
v ilmm ' ={$ V0V, 
where the values of ri, rL , r D ,  and G are given by 
In Fig 12 the  minimum delay time TD is 18.5 ns for Vi = 0.3 V. 
Similarly, in this case the  minimum  total delay time to trans- 
mit  the signal across the large capacitance line is achieved with 
a  line voltage swing and  input-stage gain such  that  the sensing 
INPUT STAGE GAIN 
INPUT VOLTAGE SWING (vo l ts )  
Fig. 12. Delay  time  versus  line  voltage  swing Vi and  input-stage gain G 
for a fixed driver driving a large capacitance load with a drive-time 
constant TO = 125 ns and  a  regenerative  balanced  strobed-latch input 
stage. 
delay ri of the input stage is comparable to the line delay 
time rL . 
V. CONCLUSIONS 
We have examined how to minimize the delay time asso- 
ciated with  the transmission of signals across large capacitance 
paths by optimizing the driving and sensing circuits. In our 
analysis we have considered the design of the driver and sens- 
ing circuits in general terms by optimizing  the  fan-out of the 
driver-stages chain, the gain of the input sensing circuit, and 
the  path voltage swing. 
For driving large capacitive loads, we have found that the 
drive delay time of a chain of successive drivers has a broad 
minimum  at a fan-out  factor f around e, the base of the  nat- 
ural logarithms. The delay times of each stage of the driver 
chain are equal  to erDr, where T D ~  is the delay time of a driver 
driving a similar driver. This is a result of the exponential 
growth of the drive capabilities of the successive stages of the 
driver chain. At this minimum, the number of stages in the 
driver chain is equal to the natural logarithm of the load ca- 
pacitance to  the gate capacitance CL/CG. The minimum 
driver-chain delay time T,h is equal to the delay per stage of 
the driver chain erDr times the  number of stages In (CL/CG). 
For fan-out factor f larger than e, the relative delay time 
penalty is relatively small. 
Minimization of the total transmission time on a large ca- 
pacitance path, in cases where the  fan-out  factor of the driver 
chain, the gain of  the  input sensing stage, and the  path voltage 
swing can be optimized, have been examined. Minimum total 
delay is achieved with a driver chain of fan-out f equal to e and 
an input stage with an input sensing delay  related to  the delay 
per stage of  the driver chain according to  the delay-time gain 
characteristic of the input stage. Irrespective of the ratio of 
the  path-to-gate  capacitance,  the  total delay time has a broad 
minimum for line voltage swings above the optimum swing, 
but a rather sharp minimum for input-stage gain above the 
optimum gain. For line voltage swings above the optimum 
value, the driver chain and line delay times are dominant and 
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the total delay  times  increase  logarithmically with the line 
voltage swing. Therefore, in such cases full supply voltage 
swing on the high capacitance line provides better noise im- 
munity against interferring signals with a relatively small time 
penalty. Delay times  for push-pull  depletion-load-driver stages 
with a  single-ended  depletion-load-inverter input stage and 
with a balanced regenerative strobed  latch have been  analyzed. 
For a single-ended depletion-load-inverter input stage (delay 
time riaa' l/(gain)'), the  minimum  total delay is achieved with 
an  input-stage delay ri equal t o  one-half the delay  per stage of 
the driver chain erDr. For a regenerative balanced strobed- 
latch input stage (delay time riad l/(gain)), minimum delay 
time occurs when the input-stage delay ri is comparable to  
the delay per stage of the driver chain. 
Minimization of the  total transmission time  on a large 
capacitance  path in cases where the driver is fixed  and  the  line 
voltage swing and  the gain of the  input stage can be optimized, 
have been presented. Cases of fixed drivers of large capaci- 
tance lines  are encountered in sensing stored  information  from 
memory cells of large arrays.  Minimum total delay is achieved 
with a  line  voltage swing and an input stage such  that  the  line 
delay time is related to the input sensing delay according to  
the delay-time gain characteristics of the input stage. For a 
single-ended depletion-load-inverter  input stage (delay  time 
riaa1 l/(gain)2),  the  minimum  total  delay is achieved at  a  line 
voltage swing and input-stage gain such that the input-stage 
delay  time ri is half  the line delay time rL. For a differential 
regenerative balanced strobed-latch  input stage (delay  time 
riaa' l/(gain)), the minimum total delay occurs when the in- 
put-stage delay ri is comparable to  the line delay time rL. 
Deviations of  the gain and line voltage swing by  a factor  of 2 
from the minimum may increase the total delay time by as 
much as 75 percent  for  the  examples considered  in this paper. 
In general, we may conclude that a minimum transmission 
time of signals in a  system  consisting of several stages is 
achieved when  the delay times  of  the  different stages are com- 
parable. For  the case of driving and sensing signals from large 
capacitance paths, minimum delay time is achieved when the 
delay  times of  the successive stages of  the driver chain,  the high 
capacitance  path,  and  the  input sensing stage are  comparable. 
APPENDIX A
The  output  of  the  input-stage circuit  can be represented  by  a 
source voltage V, that  corresponds  to  the amplified undelayed 
input voltage Vi to the stage and a  delay ri provided by a  sim- 
ple RC circuit as shown in Fig. 13(a). We show below that if 
the  input-stage delay ri is less than  the line delay rL , the  total 
delay TD is approximately  equal  to the  sum of the  input stage 
delay ri and  the  line  delay rL . 
In Fig. 13(b) the responses of the input-stage  equivalent 
circuit to a step, a ramp, and a sinusoidal input are shown. 
For .a step  input 
t > 0 V, = Vo V,, = Vo [ 1 - exp (-t/ri)] . (A-1) 
For a ramp  input 
1- "OUT 
I-- TL 4 
(b) 
Fig. 13. (a) Equivalent circuit of the input sensing stage. @) The out- 
put responses of the input stage to a step, a ramp, and a sinusoidal 
input. 
If T L  > ri, then 
For a  sinusoidal input 
t > 0 Vs = 3 [l - cos 3 Vout = 1- VI 
2 
If T L  > ~ i ,  then 
From (A-3) and (A-4), it is apparent  that for 71; > r i  the  out- 
put voltage Vout is delayed from the amplified undelayed in- 
put voltage V, by  the  input stage delay 71. 'Thus,  in  general, if 
ri < rL ,  the  total delay rD is the  sum of the line  delay rL and 
the  input-stage delay ri 
7 D  rL + ri. (A-6) 
APPENDIX B 
Dynamic MOS regenerative latch sensors, as in Fig. 8, can 
amplify a small initial imbalance Vi between  the  two  internal 
nodes D and G to a voltage difference  comparable to  the initial 
power-supply voltage Vo . For smaller initial voltage imbalance 
the latch-up time is, in general, larger. For any given initial 
imbalance Vi, there is an ideal latching waveform that mini- 
mizes the  latch time [3].  The  initial imbalance represents  the 
sum of the real voltage imbalance and any threshold imbalance 
of the MOS crosscoupled transistor pair. The general shape 
of the  optimum  latching waveform is shown  in Fig. 8. It con- 
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sistr; of an  initial  step followed by a ramp of gradually  increas- 
ing slope to  the final voltage value. 
The  internal  latch  nodes D and G are precharged to  Vo . The 
input voltage introduces an imbalance Vi on nodes D and G. 
To minimize threshold imbalances and reduce power dissipa- 
tion, the flip-flop load devices are turned off during latchllp. 
The  latch-up waveform V,(t) can be selected such  that  no  cur- 
rent flows through  the off-side during  latchup to maximize ihe 
final latched imbalance.  However,  coupling  capacitances to 
the off-side lower its final voltage and lowers the  conduction 
of the  on  transistor,  thus increasing the  latching time. The c~p- 
timum  latching waveform [3] consists of two  portions given by 
and 
VS(t) = vo + Vi” 
where 
vi - t / r  
for t < tSat 
1 - t/T 
v t h  - - v t h  {3 + exp [(t - 
2f 
for 
Thus the total latch 71 is approximately inversely propor- 
tional to  the initial  unbalance Vi. 
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